d28e961adc
also fix all warnings and use -Werror
86 lines
2.6 KiB
ArmAsm
86 lines
2.6 KiB
ArmAsm
@ This file is part of Luma3DS
|
|
@ Copyright (C) 2016-2019 Aurora Wright, TuxSH
|
|
@
|
|
@ This program is free software: you can redistribute it and/or modify
|
|
@ it under the terms of the GNU General Public License as published by
|
|
@ the Free Software Foundation, either version 3 of the License, or
|
|
@ (at your option) any later version.
|
|
@
|
|
@ This program is distributed in the hope that it will be useful,
|
|
@ but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
@ MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
@ GNU General Public License for more details.
|
|
@
|
|
@ You should have received a copy of the GNU General Public License
|
|
@ along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
@
|
|
@ Additional Terms 7.b and 7.c of GPLv3 apply to this file:
|
|
@ * Requiring preservation of specified reasonable legal notices or
|
|
@ author attributions in that material or in the Appropriate Legal
|
|
@ Notices displayed by works containing it.
|
|
@ * Prohibiting misrepresentation of the origin of that material,
|
|
@ or requiring that modified versions of such material be marked in
|
|
@ reasonable ways as different from the original version.
|
|
|
|
.section .text.start, "ax", %progbits
|
|
.align 4
|
|
.global _start
|
|
.type _start, %function
|
|
_start:
|
|
b start
|
|
|
|
.global operation
|
|
operation:
|
|
.word 0
|
|
|
|
start:
|
|
@ Disable interrupts and switch to supervisor mode
|
|
cpsid aif, #0x13
|
|
|
|
@ Set the control register to reset default: everything disabled
|
|
ldr r0, =0x54078
|
|
mcr p15, 0, r0, c1, c0, 0
|
|
|
|
@ Set the auxiliary control register to reset default.
|
|
@ Enables instruction folding, static branch prediction,
|
|
@ dynamic branch prediction, and return stack.
|
|
mov r0, #0xF
|
|
mcr p15, 0, r0, c1, c0, 1
|
|
|
|
@ Invalidate both caches, flush the prefetch buffer then DSB
|
|
mov r0, #0
|
|
mcr p15, 0, r0, c7, c5, 4
|
|
mcr p15, 0, r0, c7, c7, 0
|
|
mcr p15, 0, r0, c7, c10, 4
|
|
|
|
@ Clear BSS
|
|
ldr r0, =__bss_start__
|
|
mov r1, #0
|
|
ldr r2, =__bss_end__
|
|
sub r2, r0
|
|
bl memset
|
|
|
|
@ Call the init array
|
|
bl __libc_init_array
|
|
|
|
ldr sp, =__stack_top__
|
|
mov fp, #0
|
|
b main
|
|
|
|
.global prepareForFirmlaunch
|
|
.type prepareForFirmlaunch, %function
|
|
prepareForFirmlaunch:
|
|
str r0, [r1] @ tell ARM9 we're done
|
|
mov r0, #0x20000000
|
|
|
|
_wait_for_core0_entrypoint_loop:
|
|
ldr r1, [r0, #-4] @ check if core0's entrypoint is 0
|
|
cmp r1, #0
|
|
beq _wait_for_core0_entrypoint_loop
|
|
|
|
bx r1 @ jump to core0's entrypoint
|
|
prepareForFirmlaunchEnd:
|
|
|
|
.global prepareForFirmlaunchSize
|
|
prepareForFirmlaunchSize: .word prepareForFirmlaunchEnd - prepareForFirmlaunch
|